We provide a definition of undetectable faults in partial scan circuits under a test application scheme where a test consists of primary input vectors applied at-speed between scan operations. We also provide sufficient conditions for a fault to be undetectable under this test application scheme. We present experimental results on finite-state machine benchmarks to demonstrate the effectiveness of these conditions in identifying undetectable faults.
Introduction
Under a commonly used test application scheme for scan circuits, a test consists of a scan-in operation followed by a sequence of primary input vectors that are applied at-speed. Atspeed application of primary input vectors implies that a nextstate computed through the circuit logic is captured and used as a present-state for the application of the next primary input vector. A test ends with a scan-out operation. We denote a test,by T = (SZ,T), where SI is the scan-in vector and T is the primary input sequence. We refer to this test application scheme as scan -per-test. In the case of a partial scan circuit, we assume that SI specifies the scanned state variables, and that the values stored in the unscanned state variables are unknown after a scan operation. This ensures that a set of tests q,z2.. . . , T~ can be applied in any order, which facilitates test compaction. For example, one can use reverse order fault simulation to reduce the number of tests. In addition, the circuit does not need to be simulated during a scan operation to determine the states of the unscanned flip-flops at the end of the scan operation, nor is there a need to hold the circuit state during a scan operation. Furthermore, for efficiency reasons, when generating a test for a new fault, test generation procedures typically assume an allunknown initial state for the unscanned flip-flops rather than a specific known state for these flip-flops. Test generation procedures that use the scan-per-test scheme were described in [ 11-[4] . Commercial tools also use this test applications scheme.
A different test application scheme for partial scan circuits consists of using the scan chain to scan-in a new state before every primary input vector is applied. In this case, the option of assigning unspecified values to unscanned state variables is not viable, since these state variables will be unspecified at every time unit. Instead, the following options may be used. If the state of the unscanned flip-flops is allowed to change during scan, the fault simulation and test generation processes need to keep track of the changes in the state of these flip-flops that occur during a scan operation. For this purpose, it is necessary to use sequential circuit fault simulation over a number of time units proportionate to the number of scanned flip-flops. To avoid The scan-per-test scheme has several advantages over the scan-per-vector scheme, including (1) the removal of the need for holding the circuit state during scan, (2) the ability to (est the circuit at-speed by applying more than one primary input vector between scan operations, and (3) a reduced test applicatian time because of the use of fewer scan operations. However, it was shown in [4] that for partial scan circuits (where the set of scanned flip-flops is a proper subset of the circuit flip-flops), a fault which is detectable under the scan-per-vector scheme may not be detectable under the scan-per-test scheme. Because of the advantages listed above of the scan-per-test test applcation scheme and its use in commercial and academic tools, it is important to rigorously study the sets of undetectable faults under this scheme. Such a study was not performed in [4], and we undertake such a study in this work. Studies of undetectable faults in non-scan sequential circuits were described in [6]-[MI.
We are interested only in the faults that are uniquely undetectable due to the use of partial scan. Specifically, if a fault is detectable in the non-scan sequential circuit, it is guaranleed to be detectable under partial scan. Similarly, if a fault is undetectable using full scan (the fault is combinationally redundanl), it is guaranteed to be undetectable under partial scan. Thus, we are interested in the undetectable faults in the combinational logic of a partial scan design that are undetectable in the non-scan sequential circuit, but are detectable using full-scan. Figure 1 demonstrates the above sets of faults. Outside the large box we have the faults that are detectable in the non-scan sequential circuit. The set of faults that are undetectable in the non-scm circuit (marked by the large box) contains the set of combinationally redundant faults (marked by the small box). Between the two boxes we have the set of faults we .are interested in. These faults may be detectable or undetectable in a given partial scan circuit.
We provide for the first time a rigorous definition of undetectable faults in a partial scan circuit under the scan-pertest test application scheme. We also provide sufficient conditions for a fault in a partial scan circuit to be undetectable under this scheme. We use these conditions to identify undete:table faults in finite-state machine benchmark circuits with partial scan. The results presented provide data regarding the numbers of undetectable faults in partial scan benchmark circuits that are not due to combinational redundancy. 
Definitions
In this section, we introduce the notation used throughout this paper and provide a definition of detectable and undetectable faults in partial scan circuits under the scan-per-test scheme using tests of the form z = (SI ,T).
To We denote by Si the set of states s such that the values of the first k state variables (the state variables corresponding to the scanned flip-flops) are assigned the binary representation of i .
For example, for a circuit with two scanned state variables and one unscanned state variable, So= (000, 0011, SI = (010, 0111, S2={100, 101) andS3= (110, 111). Wecanal~orepresentS~ as an incompletely specified state, for example, So=OOx, S = Olx, and so on.
The importance of the sets of states Si is related to the fact that if the scan-in vector is equal to the binary representation of i , Si is the set of possible states of the (fault free as well as faulty) circuit after scan. When we consider fault free and faulty circuits simultaneously and the scan-in vector is equal to the binary representation of i, the set of states after scan is Si/Si = { sp/sq :sp ,sq E S, 1. 
Sufficient conditions for identification of undetectable faults
In this section, we develop sufficient conditions for the identification of undetectable faults based on Definitions 1 and 2. In Subsection 3.1 we discuss the identification of undetectable faults using a special type of pairwise distinguishing sequences.
In Subsection 3.2 we discuss the identification of undetectable faults using an iterative logic array of the circuit.
Using pairwise distinguishing sequences
We define a variable d QJ .q ) for every initial state sp/ss of the fault-free/faulty circuit. This variable indicates whether or not it is possible to propagate a fault effect to a primary output or to a scanned state variable starting from state sp/sq. We have d @ , q ) = 1 if there exists an input sequence Tp,q such that erwise, d (p ,q) = 0. We refer to Tp,q as a pairwise distinguishing sequence for states sp/sq. This is different from the conventional definition of pairwise distinguishing sequences since we allow the two states to be distinguished on the scanned state variables.
Using d QJ ,q), the following is a necessary condition for a fault f to be detectable. and sfy(l,so)=ll); and d (1,l) = 1 since sds1 produce different next state values on the scanned state variable in response to = 1. Thus, the necessary condition of Theorem 1 is satisfied for the fault. However, the fault is not detectable since we cannot find a single test sequence T that will distinguish all the initial states simultaneously. Specifically, after applying the primary input vector 0, state s l/s goes to state s./s3, and we cannot detect the fault. If, instead, we apply the primary input vector 1, state sdso goes to state s/s3 and we cannot detect the fault. Thus, Theorem 1 does not provide a sufficient condition for a fault to be detectable. 
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It is interesting to note that for non-scan sequential circuits, it was shown earlier [8] that a fault is detectable if and only if every pair of states sp/sq is distinguishable (by observing primary output sequences). In the case of partial scan circuits, the existence of pairwise distinguishing sequences (using scanned flip-flops as well as primary output sequences for observation) is a necessary condition but not a sufficient one. The example above illustrates this difference in the conditions for detectability of faults in partial scan circuits and non-scan circuits.
In a vast majority of cases where a circuit has faultfreelfaulty states sp/sq such that d @ , q ) = 0, it also has a state s, , , such that d (m ,m) = 0. Thus, we further simplify the necessary condition given in Theorem 1 by considering states of the form From Theorem 1 and Corollary 1, we have the following sufficient conditions for a fault to be undetectable. The iterative logic array of length L of a partial sican circuit is shown in Figure 2 . The top vertical lines stand for primary inputs and the bottom vertical lines stand for primary outputs. The top horizontal lines stand for scanned state variables and the bottom horizontal lines stand for unscanned state varia.bles. In general, we inject the fault under consideration into every cell of the iterative logic array, and attempt to detect the fault under the following conditions. Starting from s,/s,, there exists an input sequence Tu, which is a pairwise distinguishing sequence for su/su, and in addition, the fault under consideration is propagated to the next state variables at every time unit until it is detected. In the iterative logic array of Figure 2 , if the initial state is s, / s, (md the input sequence is T,,, , there is a On or M on an unscanned next state variable at time units 1, 2, . 9 . , L-1, and there is 21 On or 1/0 on a primary output or a scanned state variable at time unit L . We refer to the sequence T, as a continuously propagating pairwise distinguishing sequence.
Next, we show that if a fault f is detectable, a stale s, / s, with a continuously propagating pairwise distinguishing sequence must exist. Thus, if it is not possible to find a state su/su with a continuously propagating painvise distinguishing sequence, f is undetectable. The importance of this resul t is that the requirement for a OA or M on an unscanned next state variable at every time unit until sa/sa are distinguished facilitates the search for sa and the input sequence Ta,=.
Theorem 2: If a fault f is detectable, there exists an initial state sa/sa for f with a continuously propagating pairwise distinguishing sequence, i.e., an input sequence Ta,u such that starting from sa/sa, Tu ,a propagates a fault effect to an unscanned state variable at every time unit except for the last one; at the last time unit, Ta,a propagates a fault effect to a primary output or to a scanned state variable. shorter sequence T,,,,) . Let the state of the circuit at time unit U under T,, be s,/sfY,,. We have sl/sfy,l = s, / s, .
Starting from time unit L , we find the highest time unit U where s, = sfY,,. Such a time unit U must exist since s i =sfy,l =s,. From the and s,/s, are distinguished at time unit L . Thus, the subsequence of T,, that starts at time unit U and ends at time unit L is a continuously propagating pairwise distinguishing sequence for s,/s,.
Thus, s,/s, is the required state sa/sa and the subsequence of T,,, that starts at time unit U and ends at time unit L is the required sequence Ta,a. 0 Corollary 4: A fault f is undetectable if there does not exist an initial state sa/sa for which there is a continuously propagating pairwise distinguishing sequence Ta p .
Experimental results
In this section we describe the identification of undetectable faults in partial scan benchmark circuits using Corollary 3 introduced in Section 3. As discussed earlier, we are interested in faults that are undetectable in the non-scan sequential circuit but detectable using full scan (as illustrated by Figure 1 ).
In all our experiments, we use gate level descriptions of finite-state machine synthesis benchmarks. We use arbitrary sets of scanned flip-flops, as follows. For a circuit with K state variables y,,y2, . . * ,yK, if k state variables are scanned, we assume that y . . . ,yk are scanned and ~k +~, . . . ,yK are unscanned.
We compute pairwise distinguishing sequences T,,, for states s, / s, by using an exhaustive search procedure. The procedure starts from s,/~, and explores all the state pairs reachable from @,,, until one of the following conditions is satisfied.
(1) The states are distinguished on a primary output. The results obtained are given in Table 2 . After the circuit name and the number of state variables, we show in Table 2 the following numbers of faults.
(1) The total number of faults.
(2) The number of faults that are detectable without using scan.
We compute this number based on the definition from [SI.
(3) The number of combinationally redundant faults. (4) The number of remaining faults that are not detectable without scan and are not combinationally redundant. These faults may be detectable using partial scan according to Definition 1. (1) For the first six circuits in Table 2 , full scan is necessary to detect any one of the combinationally irredundant faults that are not detectable in the non-scan sequential circuit. Some of these faults may be detectable under a different partial scan selection, but they are not detectable under the partial scan selection scheme we used.
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(2) For the 16 circuits shown at the end of Table 2 , all the faults are either detectable without using scan or combinationally redundant. For these circuits there are no faults that can be detected by using partial scan, which are not detectable without using scan. Adding these 16 circuits to the six circuits that require full scan, we have 22 circuits for which partial scan will not allow us to detect any additional faults compared to a nonscan circuit.
(3) The remaining nine circuits shown in the middle of Table 2 have faults that are undetectable in the non-scan circuit, but that
The following points can be seen from Table 2 .
may be detected using partial scan without requiring full scan. Some of these circuits also have faults that require full scan to be detected. Since the set of undetectable faults may depend on the partial scan selection, we repeated the experiment above, this time considering all possible selections of k scanned flip-flops.
The most testable partial scan circuit is obtained if K-1 flipflops are scanned. Therefore, we considered k = K-1 in this experiment in order to provide information about the highest testability level that can be achieved using partial scan. For each selection of K-1 scanned flip-flops, we find the number of undetectable faults according to Corollary 3. The first selection will give a number of undetectable faults that matches the number under column p.scan undet subcolumn K-1 of Table 2 . Different numbers may be obtained with different selections of
The results obtained for the first 15 circuits of Table 2 are given in Table 3 (the remaining circuits do not have faults that are undetectable uniquely under partial scan). After the circuit name, we repeat the number of target faults (the number of faults that are undetectable in the non-scan circuit but detectable using full scan). We then show for every selection of K-1 scanned flip-flops the number of faults that are undetectable according to Corollary 3. Note that there are K such selections for a circuit with K flip-flops, and they are marked p s 1,ps 2, . . ,psK in Table 3 . Table 3 shows that there are variations in the numbers of undetectable faults in partial scan circuits depending on the scan selection. However, in 1 1 out of 15 circuits, there are faults that are combinationally irredundant and that cannot be detected unless full scan is employed. This implies that, using the scanper-test scheme, one may have to accept reduced fault coverage in partial scan designs relative to the fault coverage obtained using full scan. Thus, it is important to develop procedures to determine undetectable faults in partial scan designs when the scan-per-test scheme is employed.
Concluding remarks
We provided a definition of undetectable faults in partid scan circuits under the scan-per-test test application scheme, where a test consists of primary input vectors applied at-speed between scan operations. We also provided sufficient conditions, for a fault to be undetectable under this test application scheme. The first condition was based on pairwise distinguishing sequences computed for initial state pairs. The second condition was based on a single initial state pair for which continuous propagation of the fault was required. We presented experimental resillts on finite-state machine benchmarks to demonstrate the effectiveness of these conditions in identifying undetectable faults.
